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Roy G. Gordon, and Peide D. Ye, Fellow, IEEE
Abstract—High performance InGaAs gate-all-around (GAA)
nanowire MOSFETs with channel length (Lch) down to 20nm
have been fabricated by integrating a higher-k LaAlO3-based
gate stack with an equivalent oxide thickness of 1.2nm. It is
found that inserting an ultrathin (0.5nm) Al2O3 interfacial layer
between higher-k and InGaAs can signiﬁcantly improve the
interface quality and reduce device variation. As a result, a record
low subthreshold swing of 63mV/dec has been demonstrated at
sub-80nm Lch for the ﬁrst time, making InGaAs GAA nanowire
devices a strong candidate for future low-power transistors.
Index Terms—Variability, MOSFET, InGaAs, nanowire.
I. INTRODUCTION
I
II-V compound semiconductors have recently been
explored as alternative channel materials for future
CMOS technologies [1]. InxGa1 xAs gate-all-around (GAA)
nanowire MOSFETs fabricated using either bottom-up [2], [3]
or top-down technology [4]–[6] are of particular interest due to
their excellent electrostatic control. Although the improvement
of on-state and off-state device metrics has been enabled by
nanowire width (WNW) scaling, the scalability of the devices
in [4] is greatly limited by the large equivalent oxide thickness
(EOT) of 4.5nm. Aggressive EOT scaling is required to meet
the stringent requirements on electrostatic control [5], [7], [8].
It is shown recently that sub-1nm EOT with good interface
quality can be achieved by Al2O3 passivation on planar
InGaAs devices [9]. Considering the inherent 3D nature of the
nanowire structure, whether such a gate stack technology can
be successfully integrated in the InGaAs nanowire MOSFET
fabrication process remains to be shown. In addition, the elec-
tron transport in the devices [4] can be enhanced by increasing
the Indium concentration in the InGaAs nanowire channel,
which promises further on-state metrics improvements such
as on-current (ION) and transconductance (gm).
In this letter, we fabricated In0:65Ga0:35As GAA nanowire
MOSFETs with atomic layer deposited (ALD) LaAlO3-based
gate stack (EOT=1.2nm). ALD LaAlO3 is a promising gate
dielectric for future 3D transistors because of its high dielectric
constant (k=16), precise thickness control, excellent uniformity
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and conformality [10]. The effect of ultra-thin Al2O3 insertion
on the device on-state and off-state characteristics has been
systematically studied. It is shown that Al2O3 insertion effec-
tively passivates the LaAlO3/InGaAs interface, leading to the
improvement in both device scalability and variability. Record
low subthreshold swing (SS) of 63mV/dec has been achieved
at sub-80nm Lch, indicating excellent interface quality and
gate electrostatic control. Detailed device variation analysis
has been presented for the ﬁrst time for InGaAs MOSFETs,
which helps identify new manufacturing challenges for future
logic devices with high mobility channels.
II. EXPERIMENT
Fig. 1. (a) Schematic diagram and (b) cross sectional view of InGaAs GAA
nanowire MOSFETs with ALD Al2O3/LaAlO3 gate stack. (c) Output charac-
teristics (source current) of InGaAs GAA nanowire MOSFETs (Lch=20nm)
with Al2O3-ﬁrst (solid line) and LaAlO3-ﬁrst (dashed line) gate stack.
Fig. 1(a) and (b) show the schematic diagram and cross
sectional view of InGaAs GAA nanowire MOSFETs fabri-
cated in this work. The fabrication process is similar to that
described in [4]. A HCl-based wet etch process was used to
release the InGaAs nanowires with minimum WNW of 20nm.
Each device had 4 nanowires in parallel as shown in Fig.
1(a). Because of the relatively high etch selectivity between
InAlAs and InP, an additional 100nm InAlAs etch stop layer
was added under the 80nm InP sacriﬁcial layer to improve
the control of the nanowire release process. The InGaAs
nanowire channel consists of one 10nm In0:53Ga0:47As layer
sandwiched by two 10nm In0:65Ga0:35As layers shown in Fig.
1(b), yielding a total nanowire height (HNW) of 30nm. Here
the heterostructure design ensures the high quality epitaxial
layers grown by molecular beam epitaxy while maximizing
the Indium concentration in the nanowire. A 0.5nm Al2O3,IEEE ELECTRON DEVICE LETTERS, VOL. -, NO. -, - —- 2
4nm LaAlO3, and 40nm WN high-k/metal gate stack were
grown by ALD surrounding all facets of the nanowires. Two
samples were fabricated in parallel with only the sequence
of the Al2O3 and LaAlO3 growth deliberately switched. Both
samples were treated with 10% (NH4)2S, and then transferred
into the ALD chamber within 1 minute of air break. Since the
Al2O3-ﬁrst and LaAlO3-ﬁrst sample had the same EOT of
1.2nm and underwent the same process ﬂow, the difference of
device performance can be ascribed to the effect of the Al2O3
passivation. All other fabrication details can be found in [4].
In this letter, the channel length (Lch) is deﬁned as the width
of the electron beam resist in the source/drain implantation
process and has been veriﬁed by scanning electron microscopy.
III. RESULTS AND DISCUSSION
Fig. 2. (a) Transfer characteristics (source current) at Vds=0.05, 0.5, and
1V (b) gm-Vgs of Al2O3-ﬁrst and LaAlO3-ﬁrst InGaAs GAA nanowire
MOSFETs with Lch =20nm.
Fig. 1(c) shows the output characteristics of two represen-
tative Al2O3-ﬁrst and LaAlO3-ﬁrst InGaAs GAA nanowire
MOSFETs with Lch = 20nm. Fig. 2(a) and (b) show
the transfer characteristics and transconductance of the same
devices. Due to the large junction leakage current in the
drain, the source current Is is shown in the current-voltage
characteristics and used to calculate ION and gm. The Al2O3-
ﬁrst device shows higher ION = 57A/wire at VDD = Vds =
Vgs   VT = 0:5V and peak transconductance gm;max =
165S/wire at Vds = 0:5V , compared to 48A/wire and
155S/wire for the LaAlO3-ﬁrst device. Both devices operate
in enhancement-mode, with a linearly extrapolated VT of
0.14V and 0.11V, respectively. For the off-state performance,
the Al2O3-ﬁrst device shows a SS of 75mV/dec and DIBL
of 40mV/V, while the LaAlO3-ﬁrst device shows higher SS
of 80mV/V and higher DIBL of 73mV/V. To study the
statistical distribution of the on-state metrics, the box plots
for ION and gm;max at VDD = 0:5V are shown in Fig.
3. The box plots include measurements from all 50 devices
with Lch of 20nm and WNW of 20nm. Although only a
12% (10%) increase in mean ION (gm;max) is observed for
the devices with Al2O3 insertion, a 54% (64%) reduction in
standard deviation of ION (gm;max) is obtained on the Al2O3-
ﬁrst devices, indicating a signiﬁcant improvement in device
variation by effective passivation of interface traps. The ION
variation is impacted by several variation sources including
parasitic resistance, effective mobility and VT variation [11],
Fig. 3. ION and peak gm box plots of Al2O3-ﬁrst and LaAlO3-ﬁrst devices
with Lch = 20nm and WNW = 20nm at VDD = 0:5V .
all of which are sensitive to the interface quality of the high-
k/InGaAs nanowire surface.
To further investigate the scalability and off-state perfor-
mance variability, the averages and standard deviations of SS,
DIBL and VT as a function of Lch are shown in Fig. 4 for
Al2O3-ﬁrst and LaAlO3-ﬁrst devices with WNW = 20nm.
The SS and DIBL remain almost constant with Lch scaling
down to 50nm for both samples. This indicates that the current
GAA structure with 1.2nm EOT has yielded a very small
geometric screening length and the devices show excellent
resistance to short channel effects. Average SS = 76mV/dec
and DIBL = 25mV/V are obtained for Al2O3-ﬁrst devices
with Lch between 50 and 80nm, compared to 79mV/dec and
39mV/V for the LaAlO3-ﬁrst devices, indicating a reduction of
interface trap density (Dit) with Al2O3 passivation. A small
increase in VT is also observed for the Al2O3-ﬁrst sample,
which is ascribed to the reduction in negative donor-type
charges at the interface. Furthermore, larger standard devia-
Fig. 4. Scaling metrics of SS, DIBL and VT and their standard deviations
(STDs) for Al2O3-ﬁrst and LaAlO3-ﬁrst InGaAs GAA nanowire MOSFETs
with WNW = 20nm
tions of SS, DIBL and VT are observed for devices without
Al2O3 insertion at all Lch, indicating that the relativelyIEEE ELECTRON DEVICE LETTERS, VOL. -, NO. -, - —- 3
low interface quality of the LaAlO3-ﬁrst devices introduced
additional device variation. It is also shown that the off-state
performance variation increases as Lch scales below 50nm,
which is ascribed to the reduction in electrostatic control.
Fig. 5. (a) SS box plot and histogram for all Al2O3-ﬁrst and LaAlO3-
ﬁrst devices with Lch between 50 80nm and WNW of 20nm. (b) Transfer
characteristic (source current) of a Al2O3-ﬁrst and a LaAlO3-ﬁrst InGaAs
GAA nanowire MOSFET with lowest SS of 63mV/dec and 69mV/dec,
respectively.
Fig. 5(a) show the box plot and histogram of SS measured
from all the Al2O3-ﬁrst and LaAlO3-ﬁrst devices with Lch
between 50 80nm and WNW of 20nm. Although the average
SS for Al2O3-ﬁrst devices is only 1.9mV/dec lower than
LaAlO3-ﬁrst devices, 25% and 46% reduction in standard
deviation and interquartile range has been obtained on Al2O3-
ﬁrst devices, indicating the effectiveness of Al2O3 passivation.
Since these devices are immune to short channel effects, the
SS is dominated by Dit. Therefore, Dit can be estimated from
SS using the following equation,
SS =
60
300
T(1 + (
qDit
Cox
))mV=dec (1)
where T is the temperature in Kelvin, q is the electronic
charge, and Cox is the oxide capacitance. 90% of the devices
with Al2O3 insertion show SS between 66:0   83:3mV/dec,
corresponding to a Dit between 1:80  1012   6:98 
1012cm 2eV 1. Fig. 5(b) shows the transfer characteristics
of an 80nm Lch hero Al2O3-ﬁrst device and a 60nm Lch
hero LaAlO3-ﬁrst device with the lowest SS = 63mV/dec
and 69mV/dec, respectively. The estimated Dit for these two
devices are 8:98  1011 and 2:69  1012cm 2eV 1. The
near-ideal SS is achieved because of the surface area of the
nanowires, aggressive EOT scaling, and effective interface
passivation.
IV. CONCLUSION
InGaAs GAA nanowire MOSFETs with Lch down to 20nm
and EOT down to 1.2nm have been demonstrated, showing
excellent gate electrostatic control. The insertion of an ultra-
thin 0.5nm Al2O3 between LaAlO3/InGaAs interface has
shown to effectively improve the scalability and variability
of the devices. Near-60mV/dec SS is achieved on InGaAs
nanowires with scaled EOT and effective interface passiva-
tion. The InGaAs GAA nanowire MOSFET is a promising
candidate for low-power logic applications beyond 10nm.
ACKNOWLEDGMENT
The authors would like to thank A. T. Neal, M. S. Lund-
strom, D. A. Antoniadis, and J. A. del alamo for the valuable
discussions.
REFERENCES
[1] J. A. del Alamo, “Nanometre-scale electronics with III-V compound
semiconductors,” Nature, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
[2] C. Thelander, C. Rehnstedt, L. Froberg, E. Lind, T. Martensson,
P. Caroff, T. Lowgren, B. Ohlsson, L. Samuelson, and L.-E. Wernersson,
“Development of a vertical wrap-gated InAs FET,” IEEE Transactions
on Electron Devices, vol. 55, no. 11, pp. 3030–3036, 2008.
[3] K. Tomioka, M. Yoshimura, and T. Fukui, “Vertical In0:7Ga0:3As
nanowire surrounding-gate transistors with high-k gate dielectric on Si
substrate,” in IEDM Tech. Dig., 2011, pp. 33.3.1–33.3.4.
[4] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye,
“First experimental demonstration of gate-all-around III-V MOSFETs
by top-down approach,” in IEDM Tech. Dig., 2011, pp. 769–772.
[5] J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G.
Gordon, and P. D. Ye, “20-80nm channel length InGaAs gate-all-around
nanowire MOSFETs with EOT=1.2nm and Lowest SS=63mV/dec,” in
IEDM Tech. Dig., 2012, pp. 633–666.
[6] F. Xue, A. Jiang, Y.-T. Chen, Y. Wang, F. Zhou, Y.-F. Chang, and
J. Lee, “Excellent Device Performance of 3D In0:53Ga0:47As Gate-
Wrap-Around Field-Effect-Transistors with High-k Gate Dielectrics,” in
IEDM Tech. Dig., 2012, pp. 629–632.
[7] M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung,
J. Fastenau, S. Kabehie, J. Kavalieros, V. Le, W. Liu, D. Lubyshev,
M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rach-
mady, U. Shah, H. Then, and R. Chau, “Electrostatics improvement in
3-D tri-gate over ultra-thin body planar InGaAs quantum well ﬁeld effect
transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-
source separation,” in IEDM Tech. Dig., 2011, pp. 33.1.1–33.1.4.
[8] M. Egard, L. Ohlsson, B. Borg, F. Lenrick, R. Wallenberg, L.-E.
Wernersson, and E. Lind, “High transconductance self-aligned gate-last
surface channel In0:53Ga0:47As MOSFET,” in IEDM Tech. Dig., 2011,
pp. 13.2.1–13.2.4.
[9] R. Suzuki, N. Taoka, M. Yokoyama, S. Lee, S. H. Kim, T. Hoshii,
T. Yasuda, W. Jevasuwan, T. Maeda, O. Ichikawa, N. Fukuhara, M. Hata,
M. Takenaka, and S. Takagi, “1-nm-capacitance-equivalent-thickness
HfO2/Al2O3/InGaAs metal-oxide-semiconductor structure with low in-
terface trap density and low gate leakage current density,” Applied
Physics Letters, vol. 100, no. 13, p. 132906, 2012.
[10] J. Huang, N. Goel, H. Zhao, C. Kang, K. Min, G. Bersuker, S. Ok-
tyabrsky, C. Gaspe, M. Santos, P. Majhi, P. Kirsch, H.-H. Tseng,
J. Lee, and R. Jammy, “InGaAs MOSFET performance and reliability
improvement by simultaneous reduction of oxide and interface charge in
ALD (La)AlOx/ZrO2 gate stack,” in IEDM Tech. Dig., 2009, pp. 1–4.
[11] T. Matsukawa, Y. Liu, S. O’uchi, K. Endo, J. Tsukada, H. Yamauchi,
Y. Ishikawa, H. Ota, S. Migita, Y. Morita, W. Mizubayashi, K. Sakamoto,
and M. Masahara, “Decomposition of on-current variability of nMOS
FinFETs for prediction beyond 20 nm,” IEEE Transactions on Electron
Devices, vol. 59, no. 8, pp. 2003–2010, August 2012.